G'day all,
I'm impressed that you've all struggled through all these hurdles to keep the design working. It's been really frustrating for me, reading this thread, as all the answers are there...
You need to bypass the MCU exactly as per the Microchip specs (or better), otherwise you'll be introducing all sorts of switching problems. Use 0.1uF mono caps next to the VCC and GND pins, and add a 1uF tantalum (NOT electrolytic) cap next to one pair of power pins as well. That should stabilise the cpu a lot, and may fix some reliability issues.
The miniature crystals aren't AT-cut, so the PIC crystal circuit will have most likely damaged them. You can use the low-profile versions of the "hip flask" crystal cases, with the same footprint, they'll be fine. But watch crystals aren't robust enough, even with the built-in soft start oscillator, to work at all reliably. But that's why the little crystals didn't work.
Overclocking and raising the supply voltage will dramatically affect reliability and will compromise the ADC operations. You're better off lowering the supply voltage to 4.5V or so, that will make the chip overheat far less, and should improve the reliability somewhat. Remember, the DIP package was only designed to dissipate an absolute, utter maximum of 400mW or so - at 25C - so if the chip is hot, stick a DIP heatsink to help remove some of the heat.
Overclocking won't improve the ADC sample rate one bit (no pun intended). In fact, it will severely compromise the S&H cap parameters, and will affect the stability of the ADC reference - even if you're using an off-chip reference. The ADC can sample at 1nS resolution, so could someone explain what the purpose of overclocking is trying to achieve?
Finally, has anyone considered using a bootloader? This would dramatically help anyone who wants to use one of these chips without needing to have a programmer. I could happily burn in a bootloader for anyone, then you can use a simple serial port to upload the new code. No ICSP required. Plus, the bootloader won't affect the functional code, and will work perfectly in the field. ANd you won't need to change anything in the existing codebase - just instead of flashing a whole chip each time, just connect up a serial port, upload the new code, hit reset, and it's up and running. Let me know if you'd think this might be helpful.
I'm more than happy to help out in any way with this design - hopefully to improve it to the point where you won't need to overclock or overpower the circuit. Hopefully that might make your lives a little less hassled!
Let me know if any of this can help.
Oh, and moodz, did you ever build the circuit you mentioned in post 35? The one with the tunable earth balancing? Or has that evolved into your patented design now? If not, would it be possible to maybe publish what you had at that time, I'd really like to have a look at it, and maybe design a board so that others can build it as well. But of course, not if there are secrets in it!
Cheers guys, and I really hope some of this is useful for youse all!
-PtB
I'm impressed that you've all struggled through all these hurdles to keep the design working. It's been really frustrating for me, reading this thread, as all the answers are there...
You need to bypass the MCU exactly as per the Microchip specs (or better), otherwise you'll be introducing all sorts of switching problems. Use 0.1uF mono caps next to the VCC and GND pins, and add a 1uF tantalum (NOT electrolytic) cap next to one pair of power pins as well. That should stabilise the cpu a lot, and may fix some reliability issues.
The miniature crystals aren't AT-cut, so the PIC crystal circuit will have most likely damaged them. You can use the low-profile versions of the "hip flask" crystal cases, with the same footprint, they'll be fine. But watch crystals aren't robust enough, even with the built-in soft start oscillator, to work at all reliably. But that's why the little crystals didn't work.
Overclocking and raising the supply voltage will dramatically affect reliability and will compromise the ADC operations. You're better off lowering the supply voltage to 4.5V or so, that will make the chip overheat far less, and should improve the reliability somewhat. Remember, the DIP package was only designed to dissipate an absolute, utter maximum of 400mW or so - at 25C - so if the chip is hot, stick a DIP heatsink to help remove some of the heat.
Overclocking won't improve the ADC sample rate one bit (no pun intended). In fact, it will severely compromise the S&H cap parameters, and will affect the stability of the ADC reference - even if you're using an off-chip reference. The ADC can sample at 1nS resolution, so could someone explain what the purpose of overclocking is trying to achieve?
Finally, has anyone considered using a bootloader? This would dramatically help anyone who wants to use one of these chips without needing to have a programmer. I could happily burn in a bootloader for anyone, then you can use a simple serial port to upload the new code. No ICSP required. Plus, the bootloader won't affect the functional code, and will work perfectly in the field. ANd you won't need to change anything in the existing codebase - just instead of flashing a whole chip each time, just connect up a serial port, upload the new code, hit reset, and it's up and running. Let me know if you'd think this might be helpful.
I'm more than happy to help out in any way with this design - hopefully to improve it to the point where you won't need to overclock or overpower the circuit. Hopefully that might make your lives a little less hassled!
Let me know if any of this can help.
Oh, and moodz, did you ever build the circuit you mentioned in post 35? The one with the tunable earth balancing? Or has that evolved into your patented design now? If not, would it be possible to maybe publish what you had at that time, I'd really like to have a look at it, and maybe design a board so that others can build it as well. But of course, not if there are secrets in it!
Cheers guys, and I really hope some of this is useful for youse all!
-PtB
Comment