If this is your first visit, be sure to
check out the FAQ by clicking the
link above. You may have to register
before you can post: click the register link above to proceed. To start viewing messages,
select the forum that you want to visit from the selection below.
I built the image assembly line stopped .. I attached the surf pi. does not work. cd4066 pin 12 do not understand how to bind directly to the mpsa13 via C4. weird.
This is the first of several projects I hope to share with the forum this year. Here is a complete Surf PI Pro schematic/PCB in drawn Eagle, with Eagle files zipped and attached below. All Geotech members are welcome to use it for their personal use, but please ask before using it commercially. I have made some very minor changes to the original posted by Carl so as to use easily available E12 values. 3K and 475K resistors are now 3K3 and 470K, I have tested it with them and they work fine. I have not tested the machine with a synchronized negative voltage inverter as shown in the schematic here as I modified an earlier version of the SP and could not be bothered to bodge this part into the existing board, but it still works fine (had one small gold ring since modification and that came from quite a depth).
I must admit i had doubts over the type of C7 as the whites schematic does not show it as being a different symbol from the other caps that are definately stacked poly. I just went on the fact that note 4 says caps larger or equal to 1uf are electrolytic. Funny thing is it seems to work ok though!!!
Yes Ap now I see the small ST below C15 in the whites schematic. Thanks for spotting that, I'll change it and get it re-posted here Monday.
Of course! This is just my best attempt given the time and resources I have available. It works OK for me but if anyone would like to make some improvements then please feel free, I look forward to seeing them.
Hi Jim Im not sure pcb layout design is well suited to an open forum!
A rough plan of what potential problems we were trying to head off.
If there was a deadline imposed for suggestions that may be better.
I know you are planning a 2 layer, so gotta be cute with the resource.
Id expect GND copper all over L2
A perimeter trace at GND around the edge of L1
Via work stitching them together
Copper floods under ICs where practical.
GND barsencircling noisey switchers stc to arrest stray fields.
Comment